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Abstract: This study describes the derivation of an analytical model and simulation for the unified 
series-shunt compensator (USSC) for investigating power quality in power distribution system. The 
USSC simulation comprises of two 12-pulse inverters which were connected in series and in shunt 
with the system. A generalized sinusoidal pulse width modulation (SPWM) switching technique was 
developed in the proposed controller for fast control action of the USSC. Simulations were carried out 
using the PSCAD/EMTDC electromagnetic  transient programs to examine the performance of the 
USSC model. Simulation results from the proposed model demonstrated the performance of the USSC 
and its effectiveness for voltage sag compensation, flicker reduction, voltage unbalance mitigation, 
power flow control and harmonics elimination. 
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INTRODUCTION 
 
  Power  quality  issues  have  been  attracting  the 
attention  of  researches  for  decade.  The  increased 
concern has lead to measuring power quality variations, 
studying the characteristics of power disturbances and 
providing solutions to the power quality problems
[1,2]. 
With the development of power electronic devices such 
as  Flexible  AC  Transmission  System  (FACTS)  and 
custom power devices, it has become possible to play 
an  important  role  in  emerging  deregulated  power 
systems  with  versatile  new  control  capabilities
[3-7].  In 
general,  FACTS  devices  are  used  in  transmission 
control  whereas  custom  power  devices  are  used  for 
distribution control. Since the introduction of FACTS 
and custom power devices such as Unified Power Flow 
Controller  (UPFC),  synchronous  static  compensator 
(STATCOM), dynamic voltage restorer (DVR), solid-
state transfer switch and solid-state fault current limiter 
have been are developed for improving power quality 
and reliability of a system
[8-10]. Advanced control and 
improved  semiconductor  switching  of  these  devices 
have reached a new era for power quality mitigation. 
  The FACTS and custom power devices have been 
developed  for  mitigating  specific  power  quality 
problems.  For  example,  UPFC  works  well  for  power 
flow  control
[11],  DVR  which  acts  as  a  series 
compensator is used for voltage sag compensation and 
STATCOM which is a shunt compensator is used for 
reactive power and voltage  sag compensation
[12]. The 
STATCOM, DVR, UPS and active power conditioner 
are only  useful for compensating a particular type of 
power  quality  problems
[13-15]  and  therefore,  it  has 
become  necessary  to  develop  a  new  kind  of  Unified 
Series-Shunt Compensator (USSC) which can mitigate 
a wider range of power quality problems. By using a 
unified  approach  of  series-shunt  compensators,  it  is 
possible to compensate for a variety of power quality 
problems  in  distribution  systems  including  sag 
compensation,  flicker  reduction,  unbalance  voltage 
mitigation  and  power  flow  control.  However,  little 
work has been reported on the development of USSC.  
  The  USSC  is  a  combination  of  series  and  shunt 
Voltage  Source  Inverters  (VSI)  and  its  basic 
configuration is shown in Fig. 1. The basic components 
of the USSC are two 12-pulse voltage source inverters 
composed of forced commutated power semiconductor 
switches,  typically  Gate  Turn  Off  (GTO)  thyristor 
valves.  One  voltage  source  inverter  is  connected  in 
series  with  the  line  through  a  set  of  series  injection 
transformers, while the other is connected in shunt with 
the  line  through  a  set  of  shunt  transformers.  The  dc 
terminals  of  the  two  inverters  are  connected  together 
and  their  common  dc  voltage  is  supported  by  a 
capacitor bank
[16]. Detailed description of the USSC is 
given in section 3. 
  The USSC is almost similar to the UPFC, but the 
only  differences  are   that  the  UPFC  inverters  are  in Am. J. Applied Sci., 6 (5): 978-986, 2009 
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Fig. 1: Basic configuration of USSC 
 
shunt-series  connection  and  used  in  transmission 
systems whereas the USSC inverters are in series-shunt 
connection and used in distribution systems.  
  In  this  study,  the  derivation  of  simplified 
mathematical  model  and  the  capabilities  of  USSC  in 
mitigating power quality problems issues are explored. 
The proposed model of the USSC considers the use of 
two  12-pulse  inverters  using  sinusoidal  pulse  width 
modulation  switching  technique  to  achieve  fast 
dynamic  response  of  the  USSC.  The  modeling  and 
simulation of the USSC is carried out using the well-
known  electromagnetic  transient  simulation  program 
PSCAD/EMTDC.  
 
PRINCIPLE OPERATION OF USSC 
 
  The principle operation of a USSC is described by 
the simplified model shown in Fig. 2.  
  The series connected inverter of the USSC injects a 
voltage, Vdq, in series with the distribution line, which 
in turn changes the voltage, VX, across the distribution 
line reactance XL and hence changing the current and 
the  power  flow  through  the  distribution  line.  The 
exchange of real power, Pinv and reactive power, Qinv, 
can  be  written  in  terms  of  phase  angle,  f  (the  angle 
between    the    injected    voltage,    Vdq  and  the  line 
current,  IL),  the  injected  voltage  Vdq  and  the  line 
current, IL, as: 
 
      Pinv = Vdq IL cosf    (1) 
 
      Qinv = Vdq IL sinf    (2) 
 
  The current injected by the shunt inverter has a real 
or direct component, Id, which can be in phase or in 
opposite phase with the line current and a reactive or 
quadrature  component,  Iq, which is in  quadrature with 
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Fig. 2: Principle operation of USSC 
 
the  line current,  thereby  emulating  an  inductive  or  a 
capacitive reactance at the point of connection with the 
distribution  line.  The  reactive  current  can  be 
independently controlled which in turn will regulate the 
line voltage.  
  The USSC behaves as an ideal ac to ac inverter, in 
which the exchange of real power at the terminal of one 
inverter to the terminal of the other inverter is through 
the common dc link capacitor. It should be noted that 
shunt inverter is controlled in such a way as to provide 
precisely  the  right  amount  of  real  power  at  its  dc 
terminal  to  meet  the  real  power  needs  of  the  series 
inverter and to regulate the dc voltage of the dc bus. 
Thus, real power is absorbed from or delivered to the 
distribution line through the shunt connected inverter, 
which injects a current at the point of connection. Thus, 
USSC includes the functions of both series and shunt 
connected inverters which generates or absorbs reactive 
power to regulate voltage magnitude and current flow at 
the ac terminal, respectively
[17]. 
 
MODEL OF USSC 
 
  The  modeling  of  the  USSC  can  be  divided  into 
three parts, namely equivalent circuit model, controller 
model and simulation model, respectively, as described 
bellows: 
  
Equivalent circuit model: In steady state analysis, the 
series and shunt inverters of the USSC are presented by 
two voltage sources Vdq and Vsh, respectively as shown 
in  Fig.  3.  Xse  and  Xsh  are  the  reactances  of  the 
transformers  associated  with  the  series  and  shunt 
voltage  sources  inverter,  respectively.  Therefore, 
voltage  equation  of  series  and  shunt  inverter  can  be 
expressed as follows: 
 
      s dq se se 0 V V I (jX ) V = - + +     (3) 
 
    s dq se se sh dq sh V V I (jX ) V I (X ) + - = +     (4) Am. J. Applied Sci., 6 (5): 978-986, 2009 
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Fig. 3: Equivalent circuit of USSC 
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where, Ise and Idq are series and shunt inverter current, 
respectively. 
  The voltage across the distribution line reactance, 
XL, is: 
 
  X s dq se se L 0 L L L V V V I (jX ) V V V I X = + - - = - =     (6) 
 
where, IL is the distribution line current. 
  The voltage, VX, across the distribution line can be 
changed  by  changing  the  inserting  voltage,  Vdq,  in 
series with the distribution line and consequently, line 
current and power flows will be change. If we consider 
Vdq = 0, the distribution line sending end voltage, Vs, 
leads the load voltage by an angle d i.e., d = dS - dL. The 
resulting real and reactive power flows to the load are P 
and Q, respectively as follows: 
 
     
0 L
L
V V
P sin
X
= d 
 
   
0 L
L
V V
Q (1 cos )
X
= - d     (7)  
 
  With  an  injection  of  Vdq,  the  distribution  line 
voltage injection of Vdq still leads the load voltage VL, 
i.e., d0 > dL, resulting the line current and amount of 
flow will change. With a larger amount of Vdq injection, 
V0,  now  lags  the  load  voltage  VL,  i.e.,  d0  <  dL. 
Consequently,  line  current  and  power  flow  will  be 
reversed. 
   If  the  control  system  design  together  with 
sinusoidal pulse width modulated switching is adopted 
for  the  GTO-based  voltage  source  inverter  of  the 
USSC,  where the resistance  and the transients of the 
transformers are not considered, the dynamic model of 
the DC link of the USSC is as follows: 
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Fig. 4: Shunt inverter control model of USSC 
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Controller  model:  In  the  control  system  design, 
SPWM  switching  technique  is  adopted  for  the  GTO-
based  inverters  of  the  USSC.  In  this  model,  the 
triangular  carrier  signal,  Vm,tri,  is  compared  with  the 
voltage-modulating  signal,  Vm,sin,  so  as  to  obtain  the 
firing  signals  of  the  GTOs.  Therefore,  the  amplitude 
modulation index is defined as follows
[18-20]: 
 
     
m,sin
a
m,tri
V
m
V
=     (9) 
 
  The  controller  of  the  shunt  inverter  is  used  to 
operate the voltage source inverter in such a way that 
the phase angle between the inverter voltage and the 
line voltage is adjusted over a wide range so that the 
shunt  inverter  generates  or  absorbs  reactive  power  at 
the point of connection to the system. Fig. 4 illustrates 
the control of the shunt inverter configuration together 
with  SPWM  switching  as  implemented  in 
PSCAD/EMTDC.  
  In  the  voltage  control  loop,  the  measured  three-
phase voltages are fed to the Phase Locked Loop (PLL) 
in order to detect the phase angles and angular positions 
of the voltages. The PLL is responsible for providing 
the voltage synchronizing signal with an angle ￿s. 
  The  dc  control  loop  measures  dc  link  capacitor 
voltage, VDC and compared with its reference input VDC*. Am. J. Applied Sci., 6 (5): 978-986, 2009 
 
  981 
The difference observed is fed to the PI controller. The 
output of the PI controller is the firing angle j1 of the 
shunt inverter of the USSC. The synchronizing signal ￿s 
minus  the  firing  angle  j1  gives  the  angle  of  SPWM 
output signal ￿sh in which its phase is controlled: 
 
   
* s
1 p DC DC
K
(K ) (V V )
s
j = + ´ -   (10) 
 
      sh s 1 d = d -j   (11) 
 
  To  control  the  shunt  connected  inverter  bus 
voltage,  the  measured  voltage  magnitude  |V|  is 
compared with its reference value V* and passed to the 
PI controller to produce modulation index designated as 
Dmi.  Finally,  the  part  which  generate  the  modulating 
index  SPWM  output  signal,  msh  is  calculated  as 
follows:  
 
   
* s
i p
K
m (K ) (V V )
s
D = + ´ -   (12) 
 
      sh i i m m m = + D   (13) 
 
  The PLL provides a voltage synchronizing signal, 
￿s, multiplied by a carrier frequency of 1.65 kHz, which 
is  33  times  the  system  operating  frequency  so  as  to 
convert the carrier ramp signal into a triangular carrier 
signal whose amplitude is fixed between -1 to +1.  
  Using ￿sh and msh, the SPWM output modulating 
signal,  Vsin1  is  derived  whcin  is  compared  with  the 
triangular signal so that gating pulses of the GTO can 
be produced.  
 
      sin1 sh sh V m cos = d   (14) 
 
  Therefore, the fundamental component of the shunt 
inverter output voltage is defined as follows: 
 
      sh sh DC sh V m V cos = d   (15) 
 
  If dsh = 0, the shunt inverter output voltage is said 
to be in phase with the ac system voltage. However, if 
there is an error between the synchronizing signal and 
the firing angle, that is, ds > j1, then the displacement 
angle dsh > 0 and the shunt inverter voltage lags behind 
the ac system voltage thus causing real power flow into 
the  shunt  inverter.  Consequently,  the  dc  capacitor 
voltage will increase, thus causing an increase in the ac 
output voltage of the shunt inverter. The increase in ac 
output voltage causes a reduction in the error voltage 
until ds = j1. If ds< j1, then the displacement angle dsh<0 
and the shunt inverter voltage leads the ac voltage thus 
causing real power flow into the system. Consequently, 
the dc capacitor voltage will decrease, thus causing a 
decrease in the ac output voltage of the shunt inverter 
and a reduction in the error voltage until ds = j1. Thus, 
the  inverter  output  voltage  can  be  controlled  by 
controlling amplitude modulation and the angle ￿sh. 
  The control for the series inverter is almost similar 
to that of the shunt inverter, but the only difference is 
that  in  the  series  inverter  control  loop,  the  measured 
phase  currents  are  the  input  to  the  PLL  in  order  to 
generate the synchronizing signals. The series inverter 
injected voltages are kept in quadrature  with the line 
currents to provide series compensation, whereas in the 
shunt inverter injected currents are kept in quadrature 
with the line voltage. In the series inverter control, the 
generation of the synchronizing signal ￿se, firing angle 
j2, triangular carrier signal, modulating index mse and 
voltage modulated signal Vsin2 are similar to that of the 
shunt  inverter.  In  general,  the  overall  controller 
function  is  the  same  to  that  of  the  shunt  inverter 
controller. Therefore, we can write:  
 
      se s 2 d = d -j   (16) 
 
    se se DC se V m V cos = d   (17) 
 
Simulation model: The simulation model of the USSC 
is  developed  using  the  PSCAD/EMTDC 
electromagnetic  transient  simulation  programme  as 
shown  in  Fig.  5.  The  USSC  consist  of  two  12-pulse 
inverters  in which one 12-pulse inverter is connected in 
 
 Y-D
Y-D
 Y-D
Y-Y
Source
 Load Distribution line
VDC
12-Pulse shunt inverter 12-Pulse series
Inverter
 
 
Fig. 5: Simulation  model  of  USSC  using  12-pulse 
series and shunt inverters Am. J. Applied Sci., 6 (5): 978-986, 2009 
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series and the other 12-pulse inverter is connected in 
shunt.  The  series  and  shunt  combination  of  inverters 
consist  of  two  levels,  three  phase,  twenty-four  self-
commutated  GTO  switches  with  anti-parallel  diodes. 
This GTO switch combination and its capability to act 
as a rectifier or as an inverter with instantaneous current 
flows  in  forward  or  backward  direction,  respectively, 
constitutes the basic voltage source converter concept. 
The shunt connected inverter is connected to the load 
by means of two sets of three single-phase transformers 
which  are  of  Y-Y  and  Y-D  configurations  to  avoid 
phase shift of other than the order of 12n±1 harmonics 
in the secondary of the transformers, which may result 
in large circulating current due to common core. The 
phase to neutral harmonic voltages of Y-Y connected 
secondary, other than the order of 12n±1, i.e., 5th, 7th, 
17th, 19th…. are opposite to those of the phase to phase 
harmonic voltages of Y-D connected secondary and are 
1/3 times the amplitude. The output voltage of the shunt 
inverter would be a 12-pulse wave form, with harmonic 
order of 12n±1. However, the series connected inverter 
is connected to the source by means of two sets of three 
single-phase  transformers  which  are  of  Y-D 
configuration.  This  is  because,  usually  Y-connected 
secondary  windings  allow  the  injection  of  positive, 
negative and zero sequence voltages, whereas the delta 
connected secondary windings allow only the injection 
of positive and negative sequence voltages. The delta 
connection  prevents  zero  sequence  currents  entering 
into the system from the inverter. 
  The  primary  windings  of  all  the  single-phase 
transformers are connected in series in order to avoid 
harmonic circulating current. The leakage reactance of 
the all the transformers are kept low so as to prevent a 
large  voltage  drop.  The  22/4.6  kV  step-down 
transformers with a leakage reactance of 0.01 per unit 
are considered. Two consecutive 6-pulse inverters are 
used to configure the 12-pulse inverter and the phase 
shift  between  these  two  inverters  is  calculated  and 
found  to  be  30  degrees  by  using  the  phase  shift 
displacement angle formula which is given by 2 p/6 m, 
where m is the number of the 6-pulse inverters used. 
The  capacitor  plays  an  important  role  in  the  USSC 
operation by acting as a dc source to provide reactive 
power to the system and to regulate the dc voltage. The 
size of the dc capacitor considered in this simulation is 
3340 mF.  
 
RESULTS AND DISCUSSIONS 
 
  The performance of the USSC model is evaluated 
by  means  of  simulation  techniques  using  the 
PSCAD/EMTDC  transient  simulation  program.  The 
USSC is connected to a 22 kV distribution system with 
a static load of 5.2 MVA, 0.90 power factor. There are 
twelve  single-phase  transformers  with  each  rated  at 
1  MVA,  22/4.16   kV  and  a  leakage reactance of 
0.01  p.u.  connecting  the  USSC  to  the  distribution 
system.  Simulations  is  carried  out  to  illustrate  the 
effectiveness of the USSC as a unified compensator for 
voltage regulation,  voltage sag compensation, voltage 
flicker reduction and voltage unbalance mitigation, as 
described below. 
 
USSC for voltage sag compensation: To illustrate the 
use of the USSC to compensate voltage sags, a voltage 
sag condition is simulated by creating a balanced three-
phase  to  ground  fault  using  a  three-phase  fault 
generator. Simulation results showing the use of USSC 
for compensating voltage sags are shown in Fig. 6 in 
terms of the load voltage in per unit.  
  For the system without the USSC, the load voltage 
drops from 1.0 p.u to 0.50 p.u as shown in Fig. 6a. This 
is a voltage sag condition which is due to a three-phase 
fault created at time t = 1.5 s for a duration of 0.75 sec. 
For  the  system  with  the  USSC  connected,  the  load 
voltage increases from 0.50 p.u to 1.0 p.u as shown in 
Fig. 6b. The load voltage returns to its rated value due 
to  the  voltage  sag  compensation  capability  of  the 
USSC. Fig. 6b also shows that the load ripple voltage at 
the starting and the ending of compensation are due to 
the  charging  and  discharging  of  the  USSC capacitor 
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Fig. 6:  Load  voltages  (a):  Without  USSC  (b):  With 
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Fig. 7:  RMS Voltage flicker, (a): Without USSC (b): 
With USSC connected 
 
bank.  It  is  concluded  from  the  simulation  results 
obtained  that  the  USSC  shows  a  better  voltage  sag 
compensation capability as compared to the DVR and 
the  D-STATCOM  in  terms  of  the  voltage 
magnitudes
[21].  
 
USSC for voltage flicker reduction: Voltage flicker is 
a phenomenon of light intensity fluctuation causeds by 
different reason such as variable electric loads and arc 
furnaces,  has  been  one  of  the  major  power  quality 
concern.  To  illustrate  the  effectiveness  of  using  the 
USSC in reducing voltage flicker, simulation studies is 
carried. A variable electric load of 5.2 MVA, 22 kV and 
0.90 power  facor has been assumed as the  source of 
voltage flicker. Figure 7a shows the flicker effect of the 
phase  rms  voltage  for  the  system  without  the  USSC 
connected.  The  system  with  USSC  connected,  the 
simulation result shows that the rms voltage of phase A 
is flicker free as shown in Fig. 7b. Although the results 
in this study are given for the response in phase A only, 
similar results were found for the other two phases.  
  Many techniques have been proposed in literature 
for  evaluating  the  voltage  flicker  levels.  In  this 
simulation  method,  voltage  flicker  level  is  calculated 
using  FFT  technique.  The  obtained  result  shows  that 
without USSC connected, the effect of variable electric 
load gave a voltage flicker index of 0.40 which exceeds 
the  IEEE  standard  limit  of  0.07.  However,  with  the 
USSC connected, it is found that the calculated voltage 
flicker index is reduced to 0.002.  
 
USSC  for  voltage  unbalance  mitigation:  Voltage 
unbalance causes heating of motors, thus it is important 
to  maintain  balanced  three  phase voltages. Unbalance 
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Fig. 8: Three-phase  load  voltages  (a):  Without  USSC 
(b): With USSC  
 
can also affect sensitive single phase loads because it 
creates  under  voltage  in  one  or  more  of  the  lines. 
Therefore,  it  is  important  to  investigate  the 
effectiveness of USSC in mitigating voltage unbalance. 
Hence,  in  this  simulation,  initially  an  unbalanced 
voltage  condition  is  created  by  applying  two  single 
phase  to ground faults on phase A and phase C at time 
t = 0.5 s for a fault duration of 100 ms. Figure 8a shows 
the  simulation  results  of  the  three-phase  unbalanced 
voltages for the system without the USSC connected. It 
can be seen that during the fault condition, maximum 
phase  voltages  are Va = 14.5 kV, Vb = 19.21 kV and 
Vc = 10.5 kV. The percentage of voltage unbalance is 
calculated and found to be 28.7 %. This value indicates 
that  the  voltage  unbalance  is  severe  during  the  fault, 
because the limit of the voltage unbalance is specified 
as 2% in the IEEE Std. 1159.  
  With  the  application  of  USSC,  3-phase  load 
voltages are recorded as shown in Fig. 8b. It is evident 
from this figure that in the presence of the USSC, the 3-
phse  load  voltages  have  been  balanced  by  increasing 
the magnitudes of phase A and C voltages and reducing 
the magnitude of phase B voltage.  
  The  percentage  of  voltage  unbalance  decreased 
from 28.7-1.6%, which is below the value specified in 
IEEE standard. Though the D-STATCOM can reduce 
voltage unbalance moderately, however, DVR is almost 
unable to reduce the unbalance of the system
[3].  Am. J. Applied Sci., 6 (5): 978-986, 2009 
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Fig. 9:  Active and reactive power  flows (a): Without 
USSC (b): With USSC  
 
USSC  for  power  flow  control:  The  flows  of 
instantaneous active and reactive powers into or out of 
the  USSC  are  investigated  using  the  transient 
simulation  program.  When  a  fault  occurs  in  the 
distribution system at time t = 1.5 sec for a duration 
0.75 sec, the active and reactive power flow into the 
system are given in Fig. 9a. Simulation results indicate 
that during the fault period, both the active and reactive 
powers  of  the  system  increase.  From  the  USSC 
operation  point  of  view,  the  increase  in  the  reactive 
power requires an increase in the active power injected 
by the series inverter of the USSC and an increase in 
the active power supplied by the shunt inverter of the 
USSC.  The  exchange  of  real  power  can  be  made  in 
either direction between the series and shunt inverters 
of the USSC. With the USSC connected in the system, 
the  reactive  power  of  the  system  is  reduced from 
1.2  MVAr  to  zero  in  order to  achieve  a  steady  state 
value of active power as shown in Fig. 9b. Thus, the 
active  and  reactive  power  flows  are  controlled  and 
maintain at a pre-fault levels.  
 
Harmonic  elimination:  Simulation  results  shown  in 
Fig.  10a  indicate  that  the  USSC  inverters  generate  a 
voltage with total harmonic distortion (THD) of 78%. 
Due to high frequency switching losses, the inverters 
have  generated  a  THD  which  is  higher  than  the 
acceptable  level  of  5%.  Therefore,  filtering  is 
indispensable  so  as  to  eliminate  the  harmonics 
generated  by  the  USSC.  Several methods can be used 
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Fig. 10:  Total  harmonic  distortion  (a):  Without  filter 
(b): With filter 
 
Table 1: PQ Mitigation of USSC vs. D-STATCOM and DVR 
PQ mitigation  DVR  D-STATCOM  USSC 
Sag compensation  Yes  Limited  Yes 
Voltage flicker   No  Yes  Yes 
Unbalance   No  Yes  Yes 
UPS mode  Yes  Yes  Yes 
Power flow control  No  No  Yes 
Harmonic elimination  No  Yes  Yes 
 
for reducing the harmonics produced by the USSC. In 
this simulation, a passive filter is connected at the load 
side of the distribution system. To illustrate the effect of 
using an LC passive filter, simulations were carried out 
and the THD of the system with the filter is recorded as 
shown in Figs. 10b. From the simulation results, it can 
be seen that with the filters connected, the harmonics 
are suppressed and the THD of the system is reduced 
from 78% to 1.88% which is below the value of the 
IEEE standard THD limit of 5%. The parameters of the 
passive   filter   considered   in    the   simulation    are: 
L = 0.3 H and C = 35 mF. 
 
Capabilities of USSC vs. D-STATCOM and DVR: 
Usually  individual  custom  power  devices  such  as  D-
STATCOM and DVR focus on solving specific power 
quality problems in a distribution system. However, by 
using  USSC,  it  is  possible  to  compensate  a  different 
power quality problem as compared to D-STATCOM 
and DVR as indicated in Table 1.  
  It is noted that, mitigated load voltage by the DVR 
is  a  steady  state  value,  however  in  case  of  voltage 
flicker, unbalance and harmonics elimination it is not Am. J. Applied Sci., 6 (5): 978-986, 2009 
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much effective. Similarly, D-STATCOM is unable to 
control power flow. It is seen that the proposed USSC 
can mitigate variety of PQ problems. 
 
CONCLUSION 
 
  The  mitigation  of  a  number  of  power  quality 
problems have been investigated by using USSC. The 
two level USSC incorporating 12-pulse series and shunt 
connected  inverters  has  been  modeled  in 
PSCAD/EMTDC  program  and  a  new  SPWM-based 
control  scheme  has  been  implemented  to  control  the 
GTOs of the inverters. Simulations have been carried 
out  to  evaluate  the  performance  of  the  USSC  under 
various  operating  conditions  and  power  quality 
disturbances. Simulation results revealed that the USSC 
can mitigate effectively voltage sag, flicker reduction, 
voltage unbalance and power flow control. It was also 
shown that harmonics generated by the USSC can be 
significantly reduced by connecting a passive filter to 
the system. The results revealed that the USSC gives a 
better  performance  in  power  quality  mitigation 
especially in voltage sag compensation and power flow 
control and also provide more power quality solutions 
as compared to the D-STATCOM and DVR.  
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